用and取代assign

module top;
reg a,b;
wire c;
and(c,a,b); // 原本為 assign c=a&b;
initial
begin
a=0;
b=0;
#2000 $finish;
end
always
#50 a=~a;
always
#100 b=~b;
endmodule